Verilog: Part – VI | Electronic Design Automation | Video lecture

Review Score0

Verilog: Part – VI


[divider]

TOPICS IN VIDEO:

Memory Modeling Revisited

Typical Example

How to Initialize memory

A Speclfic Examplic :: Single Port RAM

A Speclfic Example :: ROM/EPROM

Verilog Test Bench

Module Under Test

How to Write Testbench?

$dispIay

Example Testbench

A More Complete Version

initial begin

A Complete Example

module test_xyz (f, A, B);

2:42

4:24

6:31

14:07

21:13

22:55

25:12

28:00

30:29

34:25

40:36

42:00

47:37

51:12

[divider]

Download links:

MP4 format server 1 server 2
FLV format server 1 server 2
3gp format server 1 server 2